Abstract-Secure two-party computation has witnessed significant efficiency improvements in the recent years. Current implementations of protocols with security against passive adversaries generate and process data much faster than it can be sent over the network, even with a single thread. This paper introduces novel methods to further reduce the communication bottleneck and round complexity of semi-honest secure two-party computation. Our new methodology creates a trade-off between communication and computation, and we show that the added computing cost for each party is still feasible and practicable in light of the new communication savings. We first improve communication for Boolean circuits with 2-input gates by factor 1.9x when evaluated with the protocol of Goldreich-Micali-Wigderson (GMW). As a further step, we change the conventional Boolean circuit representation from 2-input gates to multi-input/multioutput lookup tables (LUTs) which can be programmed to realize arbitrary functions. We construct two protocols for evaluating LUTs offering a trade-off between online communication and total communication. Our most efficient LUT-based protocol reduces the communication and round complexity by a factor 2-4x for several basic and complex operations. Our proposed scheme results in a significant overall runtime decrease of up to a factor of 3x on several benchmark functions.
I. INTRODUCTION
Secure computation allows two or more parties to evaluate a public function on their private inputs without revealing any information except what can be inferred from the output. In the context of secure two-party computation with security against passive (semi-honest, honest but curious) adversaries, the most prominent protocols are Yao's garbled circuits [Yao86] and the protocol by Goldreich-Micali-Wigderson (GMW) [GMW87] . Yao's garbled circuits protocol securely evaluates a function, represented as Boolean circuit, in a constant number of rounds. The Boolean circuit consists of XOR gates, which can be evaluated for free [KS08] , and AND gates, for which the parties have to send data. The GMW protocol also works on Boolean circuits where XOR gates can be evaluated locally without any communication and is divided in two phases: a setup phase and an online phase. The setup phase is executed prior to the actual function evaluation and is independent of the pertinent function and the parties' private inputs. It allows to pre-compute all communication-intensive symmetric cryptographic operations and oblivious transfers (OTs, cf. §II-C) to generate helper data. The online phase begins when the parties secret-share their private inputs and lasts throughout the evaluation of the function circuit using the pre-computed helper data until the final output is computed. The main difference of both protocols is that the round complexity of the online phase is constant for Yao's protocol, but linear in the depth of the circuit in GMW.
In recent years, the practical efficiency of secure twoparty computation schemes has been dramatically improved by orders of magnitudes, making solutions ready for deployment in practice [BCD + 09], [BJSV15] , [Sec15] , [SHS + 15] . One of the key enablers for these improvements has been the efficient instantiation of underlying cryptographic primitives, which decreased the computational cost per cryptographic operation close to negligible [BHKR13] , [GLNP15] . While the computation has been dramatically reduced, the communication improvements have been smaller, shifting the bottleneck in current protocol implementations towards communication. In particular, the work of [BHKR13] computes at the speed of nearly 2 Gbit/second per thread. It has been shown in [ZRE15] that today's best instantiation of Yao's protocol of [ZRE15] has hit a lower bound of two κ-bit ciphertexts per AND gate in the Boolean circuit, where κ is the symmetric security parameter.
In contrast, for the GMW protocol, it has been shown that it is still possible to achieve communication less than two κ-bit ciphertexts per AND gate [KK13] . The GMW protocol allows that all symmetric cryptographic operations are pre-computed in the setup phase without knowing the function beforehand, unlike Yao's protocol, and thus offers the possibility of a very efficient online phase. Therefore, GMW is the candidate of choice in our work and the basis of our improved protocols.
Compiler for LUT-based Secure Computation. Since we move away from 2-input Boolean gates, we require new optimized LUT-based circuit representations of functions. However, building such circuits by hand is tedious, challenging, and error-prone. Instead, we construct an automated toolchain that transforms high level function descriptions into a LUT representation. More specifically, we re-purpose hardware synthesis tools for secure computation as first shown in [SHS + 15], [DDK + 15] , but for LUT-based synthesis tools, which we customize and manipulate to automatically and efficiently generate multi-input multi-output LUT representations. An indepth description of the hardware synthesis tool leveraged and how we re-purpose it can be found in §V.
Evaluation on Basic Operations and Applications. We demonstrate the improved efficiency and practicality of our LUT protocols by evaluating a wide range of functionalities. Our protocols are shown to improve on the communication of floating point operations by factor 2-4x and the round complexity by factor 3-4x. We report and discuss our extensive evaluation results for basic operations in §VI and more complex applications in §VII. For some operations, our most efficient LUT protocol achieves as little as half a κ-bit ciphertext communication per AND gate. In terms of actual runtime, our protocols achieve up to 3x faster runtime for AES and private set intersection.
B. High-Level Idea of Our Scheme
We construct a toolchain, presented in Fig. 1 , that compiles functions described in a high-level hardware description language into a mixed representation of LUTs and 2-input Boolean gates using a hardware synthesis tool that we customize and re-purpose for our setting. These circuit representations can then be evaluated in a communicationefficient manner using our OP-LUT or SP-LUT protocols for LUT gates and using GMW with our N -MT pre-computation method for 2-input Boolean gates. Note that the LUT protocols can be freely combined with GMW at no additional cost, since all schemes are based on XOR secret sharing. Our protocols are based on the N 1 OT extension protocol of [KK13] which runs in the setup phase that we further optimize in terms of both communication and computation. We evaluate our protocols on various basic operations and applications in secure computation and show that our LUT protocols often achieve significantly better communication and round complexity than traditional 2-input Boolean gate representations. Our synthesized LUT representations and implementations are available within the ABY framework [DSZ15] at http://github.com/encryptogroup/ABY.
C. Outline
We provide preliminaries and background in §II. Next, we describe in more detail our improved N 1 OT extension protocol in §III, followed by a description of our LUTbased representation and protocols in §IV. Our customized hardware synthesis approach is given in §V. Finally, we show an extensive evaluation of our toolchain for basic operations in §VI and applications in §VII. We give related works in §VIII before we conclude and give future works in §IX. OT extension protocol.
II. PRELIMINARIES

A. Notation
We denote the two parties as P 0 and P 1 or sender P S and receiver P R and the symmetric security parameter as κ, which we fix to κ = 128 throughout this paper.
B. LUT-based Boolean Circuits
In our context, a Lookup Table (LUT) is the set of all functions that map δ ≥ 2 input bits to σ output bits (cf. Fig. 2 for an example). Using this representation, complex functionalities can be built as a compact graph of interconnected LUTs.
Boolean Circuit
Lookup Table   a 
C. Oblivious Transfer
In 1-out-of-N oblivious transfer, denoted
OT, a sender P S inputs N messages (x 1 , ..., x N ) from which a receiver P R with selection input r ∈ [1...N ] obtains message x r obliviously such that P S does not learn P R 's choice r and P R does not learn any information about x i with i = r. By OT, where each of the N messages has length n bits. OT is a fundamental primitive in cryptography and heavily used in secure computation. In [IR89] it was shown that OTs cannot be based on one-way functions, i.e., OT requires at least some public-key cryptography. Today's fastest public-key based OT protocol of [CO15] is able to compute 10,000 OTs per second.
OT Extension. In [IKNP03] it was shown that it is possible to "extend" a few (around κ) public-key base-OTs to an arbitrary number of OTs using symmetric cryptography only. Due to their nature, these protocols are called OT extension protocols. The communication cost of today's most efficient 1-out-of-2 OT extension protocol is C( [KK13] . The implementation of [ALSZ13] is able to compute one million OTs per second.
Random OT. Random OT is a special-purpose OT functionality, tailored for more efficient secure computation. In contrast to the standard OT functionality, in a 1-out-of-N random OT, denoted N 1 R-OT, the sender inputs no messages to the OT protocol, but receives the messages as a random output of the protocol itself, while the receiver still inputs its selection string to choose one. This allows to remove the last message in the OT which decreases the communication to C(
D. Yao's Garbled Circuits
Yao's garbled circuits protocol [Yao86] allows two parties to securely evaluate any function, represented as a Boolean circuit. One party, the circuit garbler, assigns symmetric keys corresponding to 0 and 1 to the wires of the Boolean circuit. The garbler then garbles the circuit by encrypting the keys of the output wires of each gate using the keys of the gate's input wires. These encryptions form the garbled tables of the circuit and are transferred to the evaluator, together with the keys that correspond to both parties' input wires to the circuit. The evaluator then iteratively decrypts the correct output keys of the gates using the corresponding input keys and obtains the output of the circuit using a mapping, provided by the garbler. Several optimizations for Yao's garbled circuits have been proposed, most notably: point-and-permute [MNPS04] , free-XOR [KS08] , fixed-key AES garbling [BHKR13] , and halfgates [ZRE15] . Overall, the garbler has to send 2κ bits to the evaluator per AND gate, which can be done in the setup phase if the function is known. In the online phase, the evaluator locally decrypts the garbled table and computes the output in a constant number of communication rounds.
E. Goldreich-Micali-Wigderson
The GMW protocol [GMW87] for secure computation also represents a function as a Boolean circuit and secret shares the values on the wires between the parties using an XORbased secret-sharing scheme. XOR gates can be evaluated for free locally by XORing the shares while AND gates require one interaction step between the parties using a multiplication triple. A multiplication triple (MT) is a set of shares of the form (c 0 ⊕ c 1 ) = (a 0 ⊕ a 1 ) ∧ (b 0 ⊕ b 1 ), where P i holds the shares labeled with i, for i ∈ {0, 1}. MTs can be precomputed using 2 1 R-OT 2 1 at the cost of 2κ bits of communication [ALSZ13] and are used in the online phase to evaluate AND gates at the cost of 4 bits communication. In §III-E we show how to pre-compute MTs with less communication overhead using the N 1 OT extension of [KK13] . For details on the GMW protocol please refer to [DSZ15] .
F. Size and Depth of Boolean Circuits
For our later evaluation in §VI-A, we bound the multiplicative size (the number of AND gates) and depth (the highest number of ANDs from any input to any output) of a Boolean circuit. For many functionalities, a low multiplicative size and a low multiplicative depth are two mutually exclusive goals. Hence, we first outline the case for Boolean circuits with δ input bits and σ = 1 output bit, since this allows us to set tighter upper bounds, and then examine the case for σ > 1.
Boolean Circuits with One Output Bit. It was shown in [TP14] that any functionality with δ ≤ 5 input bits can be realized by a Boolean circuit with at most δ−1 AND gates. For functions with δ > 5 inputs, a bound on the maximum number of AND gates is still unknown but, according to [TP14] , "no specific δ-variable function has yet been proven to have multiplicative complexity larger than δ − 1 for any δ". We bound the number of AND gates in a Boolean circuit C with δ inputs by S(C) ≤ δ − 1. In [BB94] it was shown that every Boolean circuit of multiplicative size n has an equivalent Boolean circuit of multiplicative depth O(log n) and size O(n α ) for arbitrary α > 1. We bound the multiplicative depth of a circuit C with δ inputs by D(C) ≤ log 2 (δ).
Boolean Circuits with Multiple Output Bits. Finding a size-or depth-optimal Boolean circuit for functionalities with σ > 1 outputs is a hard problem for a larger number of inputs δ [BP12] and determining a minimal upper bound is a complex task out of scope of this paper. A more tractable approach to find a possible upper bound is to build optimal Boolean circuits for each output bit separately. In this paper, we take this approach and assume that a Boolean circuit C with δ input and σ output bits has at most size S(C) ≤ σ(δ − 1) if optimized for size and D(C) ≤ log 2 δ if optimized for depth.
III. MORE EFFICIENT
N 1 OT EXTENSION In order to evaluate a function using our LUT protocols, we pre-compute the LUTs using OT. However, using the standard 2 1 OT extension protocol of [IKNP03] , [ALSZ13] to pre-compute the LUTs would result in a higher communication overhead than evaluating traditional Boolean circuits. Therefore, for improved communication efficiency, we make use of the N 1 OT extension protocol of [KK13] . Although the [KK13] OT extension protocol is very communicationefficient, it incurs a significant computation overhead: N symmetric operations compared to 2 log 2 N symmetric operations by the 2 1 OT extension protocol of [IKNP03] , [ALSZ13] . In this paper, we take the OT extension protocol of [KK13] as a starting point for improving communication and introduce optimization mechanisms to effectively reduce both, its computation and communication overhead. In this section, we give an overview of the
OT protocol ( §III-A), outline how to more efficiently instantiate the underlying error correcting code ( §III-B) and sample random choice bits of the receiver to reduce the communication overhead ( §III-C). Next, we present our optimizations of the underlying symmetric cryptographic primitives to reduce the computation overhead ( §III-D). Finally, we show how to optimize the evaluation of AND gates and reduce the communication overhead in the setup phase of the GMW protocol ( §III-E). We call our resulting protocol that combines our proposed optimizations for more efficient evaluation of AND gates N -MT. We give a full description of the N 1 OT extension protocol of [KK13] in Prot. 1.
A. Protocol Description
In the 2 1 OT extension protocol of [IKNP03] , the parties use multiple base-OTs to obliviously transfer shares of the receiver's selection bits. The main observation of the N 1 OT protocol of [KK13] was that this approach can be generalized to have both parties share a ρ-bit codeword from a code Γ ρ with codewords of Hamming distance κ. These codewords encode the receiver's selection strings and constitute the main component of the communication workload of the OT extension protocol. For N = 2, a repetition code can be used, which has 2 codewords of size ρ = κ. In this case, the
For 2 < N ≤ 2κ, the authors of [KK13] propose to use a Walsh-Hadamard code which has codewords of size ρ = 2κ to achieve a relative Hamming distance of κ. They show that, for appropriate choice of parameters (κ = 128, ρ = 256, N = 16), generating 
B. Our Size-Optimized Codes
The efficiency gains from the N 1 OT extension protocol of [KK13] for N > 2 are due to efficient instantiations of the underlying codes. For 2 < N ≤ 2κ, [KK13] uses a WalshHadamard code, which has codewords of size ρ = 2κ = 256 bits to achieve a Hamming distance of κ = 128 between codewords. However, for N = 2 i , with 2 ≤ i ≤ 8, the WalshHadamard code is not size-optimal with regard to the codeword size ρ. Hence, we propose to use more size-efficient codes in order to further decrease the communication. We base our code choices on the list of efficient codes in [SS06] and give the codeword sizes for N = 2 i for 1 ≤ i ≤ 12 in Tab. I. In particular, for N = 4 we use a parity check code, for N ∈ {8, 16, 32, 64, 128, 256}, we use a Simplex code, for N = 512, we use a Reed-Muller code, for N ∈ {1,024, 2,048}, we use a narrow-sense BCH-code, and for N = 4,096, we use the concatenation of a Denniston code and a Simplex code (see [SS06] for more details). The OT communication 
1)
P S initializes a random vector s = (s 1 , . . . , sρ) ∈ R {0, 1} κ and P R chooses ρ pairs of seeds
The parties invoke 2 1
OT ρ κ , where P S acts as the receiver with input s and P R acts as the sender with inputs
where its i-th column is t i and its j-th row is t j ) and C = [c 1 | . . . |cm], (where its i-th column is c i and its j-th row is c j ) with c j = γr j for 1 ≤ i ≤ ρ and 1 ≤ j ≤ m.
3)
P R computes and sends
denote the m × bit matrix where its i-th column is q i . Let q j denote the j-th row of the matrix Q. (Note
7)
Output: P R outputs (x 1 , . . . , xm); P S has no output.
improvements achieved by adopting our reduced codeword sizes are the largest for N = 4 (reduced by 64 bits) and decrease with N growing towards 256 (reduced by 1 bit). Note that using size-optimized codes does not increase computation or reduce security over using the Walsh-Hadamard codes. 
C. Random Choice Bits
In all N 1 OT protocol invocations throughout this work, the receiver samples and inputs a random selection string r ∈ R [1...N ]. However, we observe that the communication from receiver to sender can be reduced by having the N 1 OT protocol sample r randomly during the execution and output it to the receiver. In order to randomly sample r, we transform the code Γ ρ into a systematic form, similar to [FJJBT16] . In the systematic form, the input data is embedded into the codeword, i.e., the integer s ∈ {0, 1} log 2 N is a sub-string of codeword c s . Assume that s is embedded in the first log 2 N positions of each c s . We can now let the receiver compute the choice bits r j in the j-th OT as r j = r j,1 ||...||r j,log2N with
Step 2 in Prot. 1. Consequently, we can change Step 3 and Step 4 to avoid sending the u j values for these positions. In particular, we have P R perform Step 3 only for log 2 N < i ≤ ρ and P S compute in Step 4:
Overall, this enables us to further reduce the communication for 
D. Pipelined AES-256
In OT extension [IKNP03] , [KK13] , both parties process several value tuples that are correlated by a constant XOR offset using a correlation-robust function (CRF ) (cf. H in Step 5 and Step 6 in Prot. 1). While the CRF has traditionally been instantiated with a hash function, more efficient AESbased constructions have been used to replace it [KSS12] , [BHKR13] , [GLNP15] . When using the most efficient, fixedkey AES instantiation [BHKR13] , the input is restricted to the block-length of AES, i.e., 128-bit, which suffices for the We improve the performance of the CRF instantiation based on AES-256 with key schedule by pipelining the AES-256 key expansion and encryption routines as well as pipelining multiple invocations of AES, similar to the approach of [GLNP15] for AES-128. Thereby, we manage to decrease the computation time for AES-256 by factor 4, which reduces the computational overhead compared to using the [KK13] protocol, this reduces the evaluation time from 79 s to 22 s. For ρ > 256, we instantiate the CRF with SHA-256. A promising line of research is given in [GM16] , which outlines how to obtain cryptographic permutations with larger block sizes based on fixed-key AES-128. Due to security concerns, however, we refrain from using their instantiations but point it out as a future alternative to explore. . We vary possible choices for N in Tab. III and observe that the highest improvement of 1.9x is obtained for N = 16, where one MT can be computed at the cost of 134 bits in the setup phase, and 2 MTs at the cost of 268 bits as shown in Tab. III. Compared to the protocol in [KK13] , our N -MT protocol reduces the communication by factor 1.2x from 160 bits to 134 bits. Adding the 4 bits for the evaluation in the online phase, the total communication is now as low as 138 bits per AND gate. 
E. Multiplication Triples from
IV. LUT-BASED SECURE COMPUTATION
In this section, we discuss how to model the functionality as network of interconnected LUTs with multiple input bits that can be evaluated in a constant number of rounds per layer of LUTs ( §IV-A). We first summarize the one-time truth ( §IV-B) . We then present our Online-LUT (OP-LUT) scheme, which is optimized for an efficient online phase but has high communication in the setup phase ( §IV-C). Next, we give the Setup-LUT (SP-LUT) protocol that dramatically reduces the communication in the setup phase but slightly increases the communication in the online phase ( §IV-D). Finally, we show how to optimize the online phase of the SP-LUT protocol to achieve better round and communication complexity and how to compute LUTs with overlapping inputs more efficiently ( §IV-E). We give a summary of the communication costs for these protocols in Tab. IV.
A. Lookup-Tables
For our protocols in this section, we assume that the parties have XOR secret-shared their private inputs and represent the functionality as network of LUTs and XOR gates. In our context, a δ-input bit LUT with σ output bits is a table that maps an δ-bit secret-shared input to σ-bit secret-shared output and can thereby be used to represent any function f : {0, 1} δ → {0, 1} σ . In contrast to Boolean circuits based on 2-input gates, LUT-based circuits do not use internal logic operations to map inputs to outputs and their evaluation costs depend only on the number of inputs and outputs. We show how to pre-compute and evaluate a δ-bit input LUT in the next sections. As in GMW, XOR gates can be evaluated locally by both parties XORing their respective shares. Moreover, we can reduce the number of output bits if one output bit can be computed as a linear combination of other outputs.
B. One-Time Truth Tables (OTTT)
In this section we describe the OTTT protocol of [IKM + 13] with circuit-based pre-computation from [DZ16] , which is given in Prot. 2. The high-level idea behind the OTTT protocol is that two parties hold secret shares T 0 and T 1 of a lookup table T , whose entries were randomly rotated across both dimensions using r, s such that
δ . Each of the parties knows a secret share of the truth-table as well as the rotation value, i.e., P 0 knows (T 0 , r) and P 1 knows (T 1 , s).
Pre-Computation. During the setup phase, the truth-table T needs to be shared such that P 0 holds (T 0 , r) and P 1 holds (T 1 , s). A possible method for pre-computing the table was outlined in [DZ16] : Both parties evaluate a Boolean circuit representing the table once for every possible input, resulting in an overhead of factor 2 δ compared to a Boolean circuit evaluation.
1 In more detail, the parties represent the table T as Boolean circuit C : {0, 1} δ → {0, 1} σ . Then, P 0 and P 1 choose their random rotations values r, s ∈ R {0, 1} δ , securely evaluate C(r ⊕s⊕i) = z 
δ and for all 0 ≤ i < 2 δ . To evaluate T , the parties exchange u = x 0 ⊕r and v = x 1 ⊕s and compute the shared result
1) The parties represent T as circuit C :
C. Online-LUT (OP-LUT)
We propose another method for pre-computing the shared permuted table, which performs better for small number of inputs δ. Instead of evaluating a circuit on all possible inputs, one can directly transfer all possible choices of the rotated truthtable via our optimized N 1 OT protocol described in §III. We call this protocol OP-LUT and describe it in Prot. 3. Pre-Computation. P 0 chooses its share T 0 ∈ R ({0, 1} δ → {0, 1} σ ) and its rotation value r ∈ R {0, 1} δ of the permuted table and computes the shares of P 1 for all possible rotation values:
δ as choice bits and obliviously obtains
The communication cost for the pre-computation thereby becomes independent of the circuit representation but it scales with factor 2 2δ as opposed to 138(δ−1)2 δ for the circuit-based pre-computation. Overall, the N 1 OT-based pre-computation performs better for δ < 10, while the circuit-based precomputation performs better for δ ≥ 10 (cf. Tab. IV). The security of this pre-computation method is guaranteed by oblivious transfer: Neither does P 0 learn information about the rotation value or output share of P 1 , since the rotation value is used as selection string, nor does P 1 learn information about the rotation value or share of P 0 , since P 1 gains no information on any other than the selected truth-table.
PROTOCOL 3 (Online-LUT (OP-LUT) -our work): Inputs and Oracles:
• Common Input: Symmetric security parameter κ; number of inputs δ; N = 2 δ ; Truth-table
Oracles: Both parties have access to a
P 0 and P 1 invoke the
OT 1 σN functionality where P 0 plays the sender with inputs (X 0 , ..., X N −1 ) and P 1 plays the receiver with input s and output T 1 = Xs s.t.
Output: P 0 outputs (T 0 , r); P 1 outputs (T 1 , s). Online Evaluation (same as OTTT in Prot. 2):
3)
Output: P 0 outputs z 0 ; P 1 outputs z 1 , s.t.
D. Setup-LUT (SP-LUT)
While the OTTT and OP-LUT approaches achieve a good online communication, their pre-computation cost scales with at least 2 δ , where δ is the number of input bits of a LUT. This greatly hinders the applicability of these approaches when pre-computation is not negligible, i.e., when the parties do not have a pre-established communication channel or when they wish to perform secure computation ad-hoc. In order to enable LUT-based secure computation even in settings with no pre-computation, we suggest a new protocol for securely precomputing and evaluating LUTs. This protocol, R-OT 1 σ functionality where P 0 plays the sender and P 1 plays the receiver. From the OT, P 0 receives random bits (m 0 , ..., m N −1 ) and P 1 receives a random choice s ∈ {0, 1} δ and message ms.
2)
Output: P 0 outputs (m 0 , ..., m N −1 ); P 1 outputs (ms, s). Online Evaluation:
1) P 1 sends u = s ⊕ x 1 to P 0 . 2) P 0 chooses z 0 ∈ R {0, 1} σ and computes and sends V = (v 0 , ..., v N −1 ), where
E. Optimizations
In the following, we discuss two optimizations for our LUT protocols: Switching roles to reduce the round complexity for SP-LUT and combining LUTs with overlapping inputs.
Reducing the Online Round Complexity. The SP-LUT protocol in §IV-D pre-computes N 1 OT in a setup phase and then uses these pre-computed values in the online phase to securely evaluate the function. In its vanilla version, the online phase consists of two rounds: 1) the receiver sends its updated choice bits to the sender and 2) the sender rotates its precomputed masks and sends the updated correlations to the receiver. Thereby, we overall require 2D(C) communication rounds in the online phase, where D(C) is the highest number of LUTs from any input to any output of the circuit. In order to reduce the number of communication rounds, we let both parties switch roles in the online phase after each communication round, similar to [Hua12] . More specifically, assume P 0 plays the sender and P 1 plays the receiver in the first round. P 1 first sends its updated choice bits u 1 to P 0 , who plays the receiver in the second round and replies with the updated correlations V 1 and the updated choice bits of the second round u 2 . P 1 then updates its local shares using V 1 , switches to the role of the sender and replies with its updated correlations V 2 , and then again switches to the role of the receiver and sends its updated choice bits u 3 for the third communication round, etc. Overall, this reduces the number of communication rounds from 2D(C) to D(C) + 1.
Multi-Out LUTs. Note that in our LUT-based approach, we can efficiently combine two or more LUTs that have the same or even only some common inputs. Consider a functionality which has σ LUTs with one output bit each and the same δ input bits. When naively applying our approach, we would generate σ δ-input LUTs, one for each output bit. However, since we build on a Overall, for a functionality with δ input bits and σ output bits, we can thereby decrease the required communication from σ(256+2 δ ) to 256+σ2 δ . In §VII-A we use this optimization to decrease the communication for the 8-input and 8-output AES S-box by a factor of 1.8 from 4,096 bit to 2,304 bit. Similarly, we can combine two or more LUTs which share a sub-set of inputs. For instance, consider the case where one LUT has δ 1 = 3 inputs x 0 , x 1 , x 2 and a second LUT has δ 2 = 4 inputs x 0 , x 1 , x 3 , x 4 . In this case, we can combine both LUTs to one LUT with δ = 5 inputs and thereby replace the 
V. LUT-BASED CIRCUIT SYNTHESIS
Hand-optimizing circuit representations for secure computation is a laborious and time-consuming task which leaves room for errors in the crafted circuit constructions. This only becomes more challenging for our LUT protocols where LUTbased circuit representations are required, instead of Boolean circuits with 2-input gates. Instead of reinventing the wheel and recreating compilers from scratch, it is much more intuitive to use existing hardware synthesis tools. This approach, which we also follow in our work, allows to automatically generate and optimize circuits even for complex functionalities that cannot be easily hand-optimized. In this work, we extend this approach further by exploiting LUT-based synthesis tools to serve the different requirements of our LUT protocols. However, such tools do not generate the LUT representations we require by default, and require heavy repurposing to adapt them to our protocols. In the following, we briefly introduce hardware synthesis and afterwards discuss the particular synthesis tool we use and how we customize it for our purposes.
A. Hardware Synthesis Tools
Hardware synthesis is the process of transforming an abstract form of function description into a functionally equivalent logic implementation using different optimization and technology mapping algorithms, which have been the subject of research in electronic design automation for decades. The circuit implementation generated usually depends on the target hardware platform and manufacturing technology. , since the protocols therein required circuits with 2-input gates, our work focuses on exploiting multi-input LUT-based synthesis tools which form the core of FPGA-based synthesis software. ASIC synthesis tools can also map to multi-input gates, given that the gates are defined in custom libraries. However, this is tedious, impractical, and would require very large libraries to accommodate all possible LUTs for each input size. Hence, we opt to use LUT-based synthesis tools instead.
There exists a spectrum of commercial FPGA synthesis tools such as Synplify by Synopsys [Syn] , Quartus by Altera [Alt] , XST [Xil09] and Vivado Synthesis [Xil] tools by Xilinx. However, these tools synthesize LUT-based circuits that target their devices' specifics such as the number of physically possible inputs to an LUT (a maximum of 6-input LUTs for most current FPGA devices). For our protocol, we aim to generate up to 8-input LUTs and this, to the best of our knowledge, is not available in mainstream commercial tools. Mapping circuits to variable-input LUTs is, however, being investigated by the Berkeley Logic Synthesis and Verification Group who develop ABC [Ber] , a growing open-source software for synthesis and verification of binary logic circuits. ABC provides an experimental implementation of different mapping and optimization algorithms based on optimal-delay Directed Acyclic Graph (DAG)-based technology mapping for both standard gates and LUTs. In this work, we leverage the mapping of ABC, coupled with Yosys [Wol] . We use Yosys as an open-source framework for front-end processing of our Verilog circuit descriptions to map them into a network of lowlevel logic operations in an intermediate format. Then, ABC structures this network into a DAG and maps it into LUTs in a delay-optimized fashion.
However, for generating circuit netlists of more complex functionalities, such as floating-point operations, we utilize built-in Intellectual Property (IP) libraries in the Synopsys Design Compiler (DC) [Syn10] , a commercial ASIC synthesis tool. Synopsys DC generates Boolean netlists of these circuits, which we further process with the Yosys-ABC toolchain to remap them to LUT-based representations. In the following, we focus on the Yosys-ABC toolchain and our customizations to tailor its output to the requirements of our LUT protocols.
B. Customizing LUT-based Synthesis
ABC is very fitting for our purposes because it maps circuits to variable δ-input LUTs in a generic manner and allows the user to determine the maximum input size δ max allowed, regardless of any target-specific FPGA architecture details. The Yosys-ABC toolchain works by structuring the Boolean circuit network into a specific type of Directed Acyclic Graph (DAG) consisting of 2-input, 1-output nodes, and then maps this graph into δ-input LUTs by computing δ-feasible cuts for each graph node. A cut of a node n is a set of nodes (called leaves of the respective cut), such that each path from the circuit primary inputs to node n passes through at least one of these leaves. A cut is δ-feasible if the number of leaves in it does not exceed δ. FPGA mapping either enumerates all or some selected cuts of each node according to the optimization metric. Then, depth-optimized mapping is performed to select the optimal cuts, followed by area recovery heuristics, after which the cuts are mapped to LUTs according to their sizes. Additional details on the DAG-based delayoptimized technology mapping using δ-feasible cuts can be found in [RME + 12] , [MCCB07] , [MCB07] . For the generation of our netlists, we limit the maximum number of LUT inputs to δ max = 4 for OP-LUT and δ max = 8 for SP-LUT, since it provides a good performance trade-off as we describe later in §VI-A. We optimize for depth, followed by area recovery, and ensure that the circuits remain topologically ordered.
C. Generating Multi-Output LUTs
Extending hardware synthesis tools beyond their original purposes and tailoring their output to serve the purposes of secure computation requires radical engineering and customizations. As discussed in §IV-E, our LUT protocols are significantly optimized by combining LUTs with overlapping inputs and hence multiple output bits. However, ABC does not support mapping to multi-output LUTs by default (and neither do commercial hardware synthesis tools except for 2-output LUTs). This remains largely an open and unsolved research area, without efficient tools. Some research efforts such as the work in [MMRR10] propose δσ-feasible cuts mapping to control both the number of inputs δ and the number of outputs σ in mapping circuit cuts. However, their implementation is not available and their approach focuses on contributing to AIG-based mapping algorithms in general and is not specifically focused on mapping to multi-output LUTs. We handle this by post-processing the ABC-generated singleoutput LUT circuits to map them to multi-output LUT circuits. As already mentioned, we map circuit descriptions to variableinput LUT-based netlists with an allowed maximum of 4 or 8 inputs per LUT using ABC. The generated circuits are then post-processed and layered from input to output according to the input-output dependencies. Each LUT is allocated to its layer according to its topological depth in the circuit. LUTs within the same circuit layer which share one or more common inputs are grouped together into a single multi-output LUT incrementally. Each final multi-output LUT is defined by a set of a maximum of 4 or 8 inputs, and the number of grouped LUTs, their truth-table values, and the subset of inputs on which the output of the included LUT depends. In a second optimization round, LUTs which have no shared inputs but can be combined together while still having a union of a maximum of 4 or 8 inputs are grouped together. It is important to only group LUTs within the same layer to avoid grouping across layers that may increase the circuit depth. Furthermore, ABC maps circuit descriptions into LUTs only, whereas our protocols allow function representations with both LUTs and XORs. In the post-processing, we map 2-input LUTs that represent the XOR function into explicit XOR gates. Extracting all XORs to reduce the overall number and inputs sizes to LUTs is an interesting direction for future research.
VI. EVALUATION
In this section we theoretically compare the performance of our LUT-based approaches to Boolean circuits ( §VI-A). Since it is not possible to give generic statements about the efficiency comparison between our LUT protocols and Boolean circuits, we then give an empirical performance comparison on typical basic operations ( §VI-B). All protocols are evaluated for 128-bit symmetric security, i.e., κ = 128.
A. Comparison to Boolean Circuits
In the following, we theoretically compare our LUT representation with a 2-input Boolean circuits representation. We first discuss the advantages of finding an efficient function representation as interconnected LUTs compared to a Boolean circuit. Then, we compare the communication and round complexity of a single δ-input LUT with σ = 1 output bit to a Boolean circuit equivalent. Finally, we discuss both representations when realizing functionalities with σ > 1 output bits. We stress that, even though we discuss and compare them separately, our LUT protocols can be easily combined with Boolean circuits using GMW at no cost, achieving the best of both worlds.
Efficient Function Representations. Finding an efficient
Boolean circuit representation with low number of AND gates and small multiplicative depth has been subject to extensive research. E.g., [BP05] have shown a lower bound on the number of AND gates for the Hamming weight functionality and [ARS + 15] have developed a block-cipher with a small number of AND gates and a small AND depth. Such efficient Boolean representations, however, are non-trivial to identify for more complex functions. Representing the function as a LUT would reduce the complexity of finding an efficient representation to some extent, since the costs for securely evaluating a LUT only depend on the number of inputs and outputs and not on its internal functionality. Hence, the optimization process can be stopped after the functionality has been separated into connected LUTs and does not need to identify an efficient representation of the functionality as it is the case for Boolean circuits. As an example, consider the AES S-box, which has 8 input bits and 8 output bits. While [BP12] have used a special Greedy-approach to identify a small Boolean circuit, a LUT representation could be obtained by simply evaluating the S-box on all 2 8 possible inputs.
Single-Output Functionalities. The communication complexity of a Boolean circuit component with δ inputs depends on the number of AND gates in its function representation, which we bounded by δ − 1 (cf. §II-F). The communication complexity of a δ-input LUT, on the other hand, only depends on δ. Building on these observations, we outline the best achievable communication ratio for a δ-input functionality of our OP-LUT and SP-LUT protocols to a Boolean circuit, evaluated using N -MT, in Tab. V. We observe that the best communication ratio for OP-LUT is factor 0.95 for δ = 3 and for SP-LUT is factor 2.2 for δ = 7. Hence, we limit the possible LUT sizes for OP-LUT to δ ∈ [2, 4] and for SP-LUT to δ ∈ [2, 8]. Note, however, that using LUTs with more inputs can result in better overall performance due to improved round complexity.
The round complexity when evaluating a Boolean circuit using GMW depends on the AND depth, which we bounded by log 2 δ (cf. §II-F). A δ-input LUT, on the other hand, always requires one communication round, independently of δ (plus one global communication round for the whole circuit with SP-LUT). Hence, for basic operations, we expect a significant decrease in rounds by factor log 2 δ.
Multi-Output Functionalities. For functionalities with multiple outputs, we assume that an optimal circuit is constructed for each output bit separately, resulting in a Boolean circuit with σ(δ − 1) AND gates (cf. §II-F). However, many functions can be optimized and computed more efficiently. In contrast, our LUT protocols can easily be extended to handle functionalities with multiple outputs without requiring an additional logic optimization step (cf. §IV-E) but at the cost of at least σ2 δ bits communication, which cannot be reduced via logic optimization. Hence, a Boolean representation can achieve better communication for multi-output bit functionalities where the number of AND gates can be highly optimized (e.g., ripplecarry addition), while our LUT representation achieves better communication for functionalities with many AND gates per input and output bits (e.g., the AES S-box). Nevertheless, our LUT representation needs fewer communication rounds, independently of the number of outputs.
B. Basic Operations
A general comparison between our LUT protocols and 2-input gate Boolean circuit-based techniques is difficult to perform, since the performance of both is very functiondependent. To highlight the improvements, we compare the efficiency of several basic operations: addition (ripple-carry Add-RC, Brent-Kung Add-BK, and Ladner-Fischer Add-LF) [SZ13] , multiplication (ripple-carry Mul-RC and LadnerFischer Mul-LF) [SZ13] , equality (EQ), greater-than (sequential GT-Seq and tree-based GT-Tree) [SZ13] , floating point operations [DDK + 15] , and the AES S-Box [BP12] . For each functionality, we give the total communication (setup + online) in bytes and the online round complexity (the setup round complexity is constant). We compare Yao's garbled circuits (256 bits per AND gate, cf. [ZRE15] ) and the 2-MT multiplication triple generation (260 bits per AND gate, cf. [ALSZ13] , decreased to 256 to match Yao's communication), the N -MT triple generation (138 bits per AND gate, cf. §III-E), our OP-LUT protocol (using δ ∈ [2, 4] input LUTs, cf. §IV-C) and our SP-LUT approach (using δ ∈ [2, 8] input LUTs, cf. §IV-D). Note that for SP-LUT we omit the extra round that is added due to the role-switching optimization (cf. §IV-E), since it amortizes over the whole protocol execution. Also, we omit Yao's garbled circuits in the round complexity comparison, since it has constant rounds for every functionality. We generate the LUT representations of the basic operations using optimized circuit descriptions fed into our automated toolchain (cf. §V). We present the results for 32-bit operations in Fig. 3 .
From the results we can observe that our SP-LUT protocol nearly always has the lowest communication, achieving up to factor 2 less communication than the N -MT generation, which is the next best. Our OP-LUT protocol always performs worse than the N -MT generation but most of the times achieves lower communication than Yao's garbled circuits and the regular 2-MT generation. The only operations where our LUT protocols perform worse than the Boolean circuit-based protocols are the ripple-carry adder (Add-RC), the multiplication circuits (Mul-RC and Mul-LF), and the sequential greater-than (GT-Seq), where our SP-LUT approach performs similar to Yao and 2-MT. As discussed in §VI-A, this is probably due to the low multiplicative complexity of the ripple-carry addition as well as the high number of outputs per LUT. Also notably, our LUT protocols require less communication for the tree-based greater-than (GT-Tree) than for the sequential greater-than (GT-Seq), even though the GT-Tree circuit has around three times more ANDs than the GT-Seq circuit. Hence, building on certain circuit structures results in more efficient LUT circuits and there is still potential for further optimizations.
Regarding the round complexity, we emphasize that our LUT approaches are almost always better than 2-input gate Boolean circuits, except for the ripple-carry adder (Add-RC) evaluated with OP-LUT. On average, OP-LUT reduces the number of communication rounds by factor 2x while SP-LUT even reduces them much further by factor 3-4x. 
VII. APPLICATIONS
In this section we evaluate the concrete benefits of our LUT protocols on two practical examples: privacy-preserving AES ( §VII-A) and private set intersection ( §VII-B). We compare our OP-LUT and SP-LUT protocols to a Boolean 2-input gate circuit, evaluated using Yao's garbled circuits and GMW using the 2-MT and N -MT pre-computation in a LAN and WAN setting and summarize our results in Tab. VI.
Benchmark environment. We implement our OP-LUT with N 1 OT pre-computation and SP-LUT protocols in the ABY framework of [DSZ15] , written in C++. We benchmark the protocols in two settings: a LAN setting, consisting of two Intel i7 Haswell PCs connected by a Gigabit network, and a WAN setting, consisting of a Google n1-standard-4 instance with 4 vCPUs and an Amazon m3Xlarge instance with 4 vCPUs which are connected by a network with 28 MBit bandwidth and 122 ms ping latency on average. We argue that the WAN setting presents a practical MPC setting, since the machines are controlled by two different cloud providers and located at two different continents in the US and Europe.
We run the experiments using 4 threads on each machine, average the results over 10 executions, and dismiss outliers with more than twice the runtime. For Yao's garbled circuits, we perform multi-threading by splitting the original circuit into four separate parts that are evaluated in parallel. The variance in the LAN setting was ≈ 1% and in the WAN setting ≈ 5%.
Implementation features. Our LUT protocols work in the preprocessing model, where setup and online phase are executed separately. Both phases can be combined in case of an ad-hoc execution, resulting in a lower total time. To process a shared value, our LUT protocols need to read, process, and store a table entry, in contrast to Boolean circuit-based protocols, which can process multiple shares at once. Thereby, the amortization that happens when the same circuit is evaluated a large number of times in parallel is less compared to a Boolean circuit-based evaluation. Finally, our LUT protocols pre-compute and store tables, which results in a larger memory footprint compared to GMW, which only stores single bits. However, the storage requirement is still much lower than for pre-computed Yao's garbled circuits and the table generation and evaluation can be pipelined, similar to garbled circuits [HEKM11] . 
A. AES Encryption
One of the most widely used benchmark examples for secure computation is AES, which has applications in encrypted password authentication [Sec15] . We assume that a client holds either one or 1,000 plaintexts, which should be encrypted with an expanded key, held by a server. We use the Boolean AES S-box circuit from [BP12] which has 34 AND gates and a multiplicative depth of 4. The OP-LUT representation of the S-box consists of a network of δ = 2 to σ = 1, δ = 3 to σ = 2, and δ = 4 to σ = 4 LUTs which requires 795 bytes of communication and has 3 communication rounds. The SP-LUT representation of the AES S-box uses a δ = 8 input to σ = 8 output LUT to evaluate an S-box.
From the results in Tab. VI, we can observe that no protocol consistently performs best across all experiments. This can be explained by a varying bottleneck, depending on the evaluated function and the setting. In the AES(1,000) LAN setting, the N -MT protocol performs best since it has a good balance between computation and communication. In the AES(1) WAN setting, Yao's protocol performs best, since it has the lowest number of communication rounds. Finally, in the AES(1,000) WAN setting, the SP-LUT protocol performs best, since it has the lowest communication. The 2-MT and N -MT approaches have the same online phase but the setup phase of the N -MT protocol is more efficient due to the lower communication. For AES(1000), Yao's protocol performs worst since its communication is uni-directional from garbler to the evaluator as opposed to the other protocols, where the communication is evenly divided between both parties.
B. Private Set Intersection
In the private-set intersection (PSI) application, two parties want to identify the intersection of their private sets without revealing any element that is not in the intersection. PSI can be used for computing the revenue of online advertisement, for finding common contacts, or for genomic computations [PSSZ15] . For our experiments, we use the circuit-based PSI protocol of [PSSZ15] , which computes the intersection between two sets by first mapping the elements into hash tables and then performing a pair-wise comparison between each bin of the hash tables. We compute the intersection between two sets of either 256 or 16,384 elements with length 32-bit. The Boolean circuit for sets of 256 elements has 138,600 AND gates and for sets of 16,384 elements has 6,724,062 AND gates and both have a multiplicative depth of 5. The OP-LUT circuit for 256 elements has 44,352 δ = 4 to σ = 1 LUTs and 5,544 δ = 2 to σ = 1 LUTs and the circuit for 16,384 elements has 2,123,388 δ = 4 to σ = 1 LUTs and 353,898 δ = 2 to σ = 1 LUTs and both have a depth of 4. The SP-LUT circuit for 256 elements has 16,632 δ = 8 to σ = 1 and 5,544 δ = 5 to σ = 1 LUTs and the circuit for 16,384 elements has 707,796 δ = 8 to σ = 1 and 353,898 δ = 6 to σ = 1 LUTs and both have a depth of 3.
As shown in Tab. VI, the overall best performing protocol for the PSI experiments in the LAN and PSI(256) WAN settings is our N -MT generation. In the PSI(256) WAN setting, our LUT protocols are only slightly slower, while in the PSI(16,384) setting, our SP-LUT protocol achieves the best performance. The reason for the poor performance of SP-LUT in the LAN setting is its high computation overhead, which is due to the high number of δ = 8 to σ = 1 LUTs, which is around factor 5 higher than for the N -MT protocol. Nevertheless, in the WAN setting, where communication becomes the bottleneck, the computation overhead of our SP-LUT protocol amortizes and it performs better than the standard 2-MT generation. Yao's garbled circuits protocol performs poorly in the LAN and WAN settings, since it has larger communication per AND gate than the other protocols and the number of input wires to the circuit, which require κ bit communication in the online phase, is as high as the number of AND gates. Finally, the Boolean circuits protocols have a fast online time in the LAN setting, since the number of communication rounds is low, but OP-LUT achieves better online time in the WAN setting, due to the higher latency.
VIII. RELATED WORK
In this section, we discuss related work on improving secure computation ( §VIII-A), secure computation protocols that represent the functionality as network of multi-input gates ( §VIII-B), and Boolean circuit compilers ( §VIII-C).
A. Efficient Secure Computation
One of the main reasons why secure computation was believed to be inefficient was the high number of symmetric cryptographic primitive invocations. In particular, in Yao's garbled circuits the circuit garbler requires 4 invocations to garble an AND gate while for GMW, both parties require 6 invocations to generate a multiplication triple during OT extension. A dramatic improvement on the computation efficiency of secure computation protocols has come with the introduction of the AES-NI processor extensions [KSS12] , [BHKR13] , [GLNP15] . Currently, the most efficient instantiation is the fixed-key AES garbling of [BHKR13] , which imposes an ideal permutation assumption on AES. Alternative instantiations that require weaker assumptions and use pipelining techniques to improve efficiency have been given in [GLNP15] . In [ZRE15] it was shown how to reduce the communication in Yao's garbled circuits to 2κ bits per AND gate and it was proven that this matches the lower bound. In [KKS16] the authors utilize the fact that AND gates in Yao's garbled circuits where one party knows the plaintext input can be garbled at lower cost to reduce the communication for specific circuits. One approach to circumvent the high cost for certain operations are mixed-protocols, which mix secure computation protocols that operate on arithmetic and Boolean circuits. Thereby, a function can be divided in sub-blocks that are evaluated in the secure computation protocol for which the representation is more efficient. The TASTY framework [HKS + 10] combined additively homomorphic encryption and Yao's garbled circuits protocol. The ABY framework [DSZ15] used OT instead of homomorphic encryption to compute the multiplication. Our work can be combined with these approaches to achieve another degree of freedom when constructing mixed-protocols.
B. Multi-Input Gates in Secure Computation
The gate-evaluation secret sharing approach (GESS) [Kol05] is an information theoretic variant of garbled circuits that can be based on OT and performs secure computation in a constant number of rounds. The idea of GESS is to process the circuit from the outputs to the inputs such that shares on the output wires determine the shares on the input wires, which leads to a quadratic size increase in circuit depth for shares on the input wires. Sliced-GESS [KK12] efficiently extends GESS to circuits with higher depth at the cost of an increased number of communication rounds by slicing the circuit into sub-circuits of constant depth, which are connected via a string selection OT (security against a covert client can be achieved using longer strings as selection bits in the OTs). The efficiency of sliced-GESS is not experimentally evaluated and its performance is highly affected by the topology of the evaluated circuit and is best for rectangular circuits with constant width where each gate has 2 outputs. According to an unpublished full version 2 , the best performance for such a rectangular circuit is (112 + κ)/3 = 80-bit per gate, where each slice has depth d = 3, κ = 128 and with the OT extension optimization of [KK13] , [ALSZ13] , which reduces the number of sent ciphertexts from two to one. In contrast to GESS, the performance of our approach is less dependent on the topology of the overall circuit and independent of the function computed in the slices.
[IKM + 13] outlines a scheme called one-time truth tables (OTTTs), which relies on representing the whole function as a single truth-table and allows the evaluation of an arbitrary-size truth-table in a constant number of rounds and with linear communication complexity in the input length during the online phase using correlated randomness that is pre-computed in the setup phase. However, the scheme scales poorly for functions with large input size as the setup phase requires super-polynomial communication and 2 Available at http://www.cs.technion.ac.il/ ∼ ranjit/papers/slicegess.pdf. storage in the length of the function's input. [DZ16] tailors the pre-computed randomness to AES S-boxes to allow an efficient online evaluation of AES with security against malicious adversaries. Their setup phase, however, becomes very communication intensive, since all possible outcomes for every AES S-box have to be pre-computed once. We present and analyze the efficiency of [IKM + 13] with pre-computation using [DZ16] in §IV-B and give a protocol that improves on the communication complexity in the setup phase for practical input sizes in §IV-C. FastGC [HEKM11] used Yao's protocol to evaluate multi-input gates. Using the garbled row reduction technique [NPS99] , this approach requires κσ · (2 δ − 1) bits communication in the setup phase for a LUT with δ input and σ output bits and, in the online phase, requires constant rounds and no communication. However, a traditional 2-input gate Boolean circuit evaluation using Yao's protocol is more efficient than a multi-input gate evaluation, since the communication for multi-input garbled tables scales exponentially in δ. A concurrent and independent work introduces TinyTable [DNNR16] , a malicious secure computation protocol that uses pre-computed tables for secure evaluation of functions. TinyTable was shown to achieve better online communication for 2-input AND gates in the semi-honest model. For tables with more inputs, its online phase was evaluated only on the AES SBox. In order to pre-compute the tables, [DNNR16] uses the same idea as [DZ16] , outlined in §IV-B, namely to pre-compute the circuit once for every input combination, which results in a large communication overhead in the setup phase. A recent work [GLMY16] proposes to garble a circuit as independent smaller sub-components, which reduces the communication cost in the online phase but results in a multi-round protocol and more overall communication. An ongoing and independent work outlines a polynomialbased garbling scheme in Yao's protocol [MPS15] . The scheme requires the function to be represented as building blocks with multiple inputs instead of 2-input gates. We view their work as orthogonal to ours, since they focus on the constant-round Yao's protocol while our approach focuses on multi-round secret-sharing based protocols. The authors of [KKW16] showed how to efficiently overlay a large number of switch branches in secure computation and propose to evaluate switch statements in GMW using the ] presents a radically different approach of leveraging already established hardware synthesis tools within a fully automated toolchain to compile a circuit description in a hardware description language such as VHDL or Verilog into a Boolean circuit. In our work, we go beyond the TinyGarble approach and utilize and re-purpose LUT-based synthesis tools which are used to map circuit implementations on Field Programmable Gate Arrays (FPGAs) to generate LUT representations for a wide range of functions.
IX. CONCLUSION AND FUTURE WORK
The current bottleneck in most implementations of semihonest secure two-party computation protocols are the network bandwidth and latency. In this work, we show how to significantly reduce the communication as well as the round complexity at the cost of increased computation. For secure computation on Boolean circuits, we reduce the communication from 2κ-bit to nearly a single κ-bit ciphertext per AND gate. Furthermore, we outline how to significantly improve round complexity and the communication complexity by representing the functionality as a network of lookup tables (LUTs). We introduce two protocols, OP-LUT and SP-LUT, for evaluating LUTs and a compiler that leverages a hardware synthesis tool that we customize to automatically translate functions from a high-level description to a LUT representation. Finally, we show that our SP-LUT protocol achieves a remarkable 3-4x better round complexity and reduces the communication beyond even the one κ-bit per AND gate boundary that we achieve by evaluating a Boolean circuit using GMW even with our improved pre-computation for many basic operations. In addition, our LUT protocols can be freely combined with a Boolean circuit evaluation using GMW, incurring no additional costs and achieving the benefits of both representations.
We see multiple interesting research questions for future work: A) Is it possible to improve the LUT compiler? Even though the hardware synthesis tools already generated optimized circuits with good performance, we see potential in extracting XOR gates from LUTs, since XORs can be evaluated for free. This would result in LUTs with less inputs and outputs. B) Is it possible to combine the efficient setup phase of our SP-LUT approach with the efficient online phase of our OP-LUT approach and thereby obtain a protocol that achieves both, an efficient setup as well as an efficient online phase? C) Do our protocols extend to stronger adversaries?
